課程名稱 |
軟硬體共同設計 HARDWARE SOFTWARE CODESIGN |
開課學期 |
99-1 |
授課對象 |
電機資訊學院 電機工程學研究所 |
授課教師 |
王勝德 |
課號 |
EEE5009 |
課程識別碼 |
943 U0090 |
班次 |
|
學分 |
3 |
全/半年 |
半年 |
必/選修 |
選修 |
上課時間 |
星期二6,7,8(13:20~16:20) |
上課地點 |
博理103 |
備註 |
總人數上限:40人 |
|
|
課程簡介影片 |
|
核心能力關聯 |
核心能力與課程規劃關聯圖 |
課程大綱
|
為確保您我的權利,請尊重智慧財產權及不得非法影印
|
課程概述 |
The course will cover the techniques of hardware/software systems co-design, including modeling of both hardware and software components using systemC language, simulation, synthesis, and verification of designed systems. Students will gain design experiences with case studies using contemporary high-level methods and tools.
1. Codesign overview
2. Models and Methodologies of System Design
3. SystemC Specification Language (SystemC 2.2)
4. Transaction Level Modeling (TLM 2.0)
5. Cosimulation of Hardware and Software
6. Synthesis and Verifications
7. Architecture mapping, HW-SW Interfaces and Reconfigurable computing
8. System on Chip (SoC) and IP cores
9. Low-Power Techniques in Embedded Systems
10. Consideration of RTOS in Hardware Software Codesign
11. Design methodologies and tools
12. Projects:
Platform: Altera SOPC, Xilinx, ARM SOC Designer, Coware Platform Architect
Topics: DMA, Digital Filters using SW and Multiply Accumulate (MAC) cores, TCP/IP HW/SW, Robot Control, Wireless communications
|
課程目標 |
Goals:
1. To be familiar with hardware-software codesign concepts
2. To learn the system level modeling language.
3. To practice the system level modeling, design, simulation, and verification. |
課程要求 |
Prerequisite:
Computer Architecture, C/C++ Programming
Grading policy:
Project 35%, Labs (including homework) 30%, Presentation 10%, Quiz 25%
|
預期每週課後學習時數 |
|
Office Hours |
|
指定閱讀 |
Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, by Frank Ghenassia, Springer, 2005 |
參考書目 |
SystemC User Guide and Language Reference Manual
SYSTEMC: FROM THE GROUND UP, By David C. Black and Jack Donovan, KLUWER ACADEMIC PUBLISHERS, 2004
|
評量方式 (僅供參考) |
|
|